

A.
concl.

9. United States patent application serial no. 09/204,479 entitled, "Implicitly Derived Register Specifiers in a Processor", naming Marc Tremblay and William Joy as inventors and filed on December 3, 1998.

In the Drawings

Kindly replace the original drawings with the attached formal drawings.

In the Claims

Kindly cancel all claims in the parent application and add new claims 1-5, as follows:

Rule 1/26
61/29
1. A context switch controller in a processor that includes an operand data storage for holding
2 data operated upon by instructions executing on the processor, the operand data storage being
3 divided into a plurality of storage groups containing one or more storage elements, the context
4 switch controller comprising:
5 a dirty bit storage including one or more storage bits that correspond to one or more
6 respective storage groups in the operand data storage; and
7 a dirty bit logic coupled to the dirty bit storage and coupled to receive a destination address
8 field of the instructions, the dirty bit logic responsive to an executed instruction by
9 classifying a destination access as a targeted storage group according to information
10 in the destination address field of the executed instruction and by evaluating the
11 classified destination based on whether the instruction updates the targeted storage
12 group.

20/29
2. A context switch controller according to Claim 1 wherein:
2 the dirty bit logic is responsive to a context switch by saving storage groups based on the
3 evaluation of the classified destinations.

31/29
3. A processor comprising:
2 a plurality of functional units;

3 a register file including a plurality of register file segments coupled to and associated with
4 the plurality of functional units, respectively, the register file being divided into a
5 plurality of register groups;
6 a dirty bit register coupled to the register file; and
7 means coupled to the dirty bit register for accessing a destination register (rd) field of an
8 instruction;
9 means for classifying the destination register rd according to the address in the rd field, the
10 classification corresponding to a bit in the dirty bit register; and
11 means for evaluating the dirty bit register to designate that the particular classification
12 includes a register that is written by the instruction.

32
1 4. A processor according to Claim 3, further comprising:

2 means coupled to the dirty bit register and coupled to the register file for storing a plurality of
3 dirty bits designating enablement or disablement of access to the register file on a
4 register group-by-register group basis; and
5 means responsive to an instruction that accesses the register file for determining whether
6 access is enabled by the dirty bit of the dirty bit enable register corresponding to the
7 register group of the register file accessed by the instruction, permitting access if
8 access is enabled.

33
1 5. A context switching logic in a processor that includes an executive storage for holding
2 operand data operated upon by instructions executing on the processor, the executive storage being
3 divided into a plurality of storage groups containing one or more storage elements, the context
4 switching logic comprising:
5 means for utilizing a dirty bit storage including a plurality of storage bits corresponding to a
6 plurality of respective storage groups in the executive storage;
7 means for receiving a destination address field of the executing instructions;
8 means for responsive to an executed instruction, classifying a destination access as a targeted
9 storage group according to information in the destination address field of the executed
10 instruction;
11 means for evaluating the classified destination based on whether the instruction updates the
12 targeted storage group; and